

The SENM3Dx is a CMOS magnetic field sensor that allows the acquisition of all three magnetic-field components (Bx, By and Bz) at the same time and at the same spot. The sensor incorporates three groups of mutually orthogonal Hall-effect elements (one horizontal and two vertical) with biasing circuits and amplifiers for each of them. The integrated Hall elements are very compact and occupy a small area of about 100 x 100 μm². This allows for very high spatial resolution of the sensor. The applied CMOS technology enables high precision in the fabrication of the vertical and horizontal Hall elements, which gives high angular accuracy (orthogonality) of the three measurement/sensitivity axis Bx, By and Bz. The application of the spinningcurrent technique in the biasing of the Hall elements significantly suppresses offset, low-frequency noise, and the planar Hall effect. The sensor provides high analog bandwidth from DC to 220kHz. A built-in temperature sensor allows to measure the current chip temperature at the field sensitive volume.

Ref.No.: SENM3Dx v2.0 **Rev.1.2** Page 1/24

+41 43 205 26 37 PHONE +41 43 205 26 38 FAX E-MAIL info@senis.ch

Specifications subject to change without notice.

2. TABLE OF CONTENTS

Ref.No.: SENM3Dx v2.0 PHONE +41 43 205 26 37 **SENIS AG** +41 43 205 26 38 Neuhofstrasse 5a FAX **Rev.1.2** E-MAIL info@senis.ch 6340 Baar, Switzerland Page 2/24 Specifications subject to change without notice. The displayed information is believed to be accurate and reliable. However, no responsibility is assumed SENIS AG for its use, nor for any

infringements of patents or other rights of third parties that may result from its use

3. PACKAGE INFORMATION

The non-magnetic QFN28 package has a lead frame made of copper and the body material is a semiconductor molding epoxy. Contact SENIS for details.

3.1 Dimensions

Specifications subject to change without notice.

3.2 Pinout

Table 1: SENM3Dx Pin List

Page 4/24 Specifications subject to change without notice.

Ref.No.: SENM3Dx v2.0

Rev.1.2

3.3 Sensitivity Vectors

[Figure 2](#page-4-2) shows the QFN28 package and corresponding magnetic sensitivity axis with respect to pin 1.

Specifications subject to change without notice.

5. ABSOLUTE MAXIMUM RATINGS

Table 2: Absolute Maximal Ratings

Note that exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6. GLOSSARY OF TERMS

Table 3: Glossary of terms

5a rland

Specifications subject to change without notice.

7. MAGNETIC AND ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the given specifications and characteristics are typical values and apply for room temperature (23°C) and after a device warm up time of 15 minutes, VCC=5 V, Hall element bias current of 2.2mA for Vertical Hall elements and 2.6mA for Horizontal Hall element in four phase spinning. Note that current of 2.2mA for vertical Hall elements correspond to value 0x14 in registers 0x11 and 0x13, while horizontal Hall element current of 2.6mA corresponds to value 0x18 in register 0x12. Any change in the value of the mentioned register leads to a change in the sensitivity of the Hall elements.

The preliminary measurement values show that this rather high bias current settings still allow to operate the sensor with good performance, however, optimizing the sensor parameter settings will lead to significantly improved performance, i.e. reduced zero magnetic field offsets, less current consumption, higher linearity, etc.

Table 4: Typical electrical characteristics

Table 5: Digital I/O characteristics

Ref.No.: SENM3Dx v2.0 **Rev.1.2** Page 7/24

+41 43 205 26 37 PHONE +41 43 205 26 38 FAX E-MAIL info@senis.ch **SENIS AG** Neuhofstrasse 5a 6340 Baar, Switzerland

Specifications subject to change without notice.

Table 6: Selectable Main Magnetic Field Measurement Ranges. See fo[r Table 20](#page-17-2) Details.

Non-linearity of the sensor signal is < 1% for all axis over the full signal range.

Table 7: Sensor Sensitivity Overview and Measurement Range Definition. Note that the values shown depend on the contents of the EEPROM. Changing the EEPROM can lead to a deviation of the sensitivity from the nominal ones.

Table 7: Uncorrected Zero Magnetic Field Offsets. See section [9.2.10](#page-19-1) for further details concerning offset correction.

Specifications subject to change without notice.

Table 8: Input Referred, Equivalent White Noise Specification of the Sensor

Table 9: Temperature Coefficients and Fluctuations. Note that the temperature coefficients of offset and sensitivity can be compensated (Details in [9.2.9](#page-19-0) and 9.2.11).

Specifications subject to change without notice.

Table 10: ADC Specification

Table 11: Temperature Sensor Specification

Table 12: PWM Characteristics and Properties (details in Section [9.2.2\)](#page-15-0)

The analog output voltages XA, YA and ZA (<X,Y,Z>*A*) are given by **<X,Y,Z>A = (lin * Gain*(Vin-THRES_<X,Y,Z>))² + (Gain * (Vin-THRES_<X,Y,Z>)) * lin + Gain * Vin,**

where Iin denotes an internal control signal for linearity correction, THRES_<X,Y,Z> is the comparator threshold voltage setting (see chapter [9.2.5\)](#page-17-0) of the respective channel, Gain is the amplification of the entire signal chain from the Hall element itself to the output (see chapter [9.2.6\)](#page-17-1) and Vin is the voltage drop across the Hall element.

Specifications subject to change without notice.

The SENM3Dx is compatible with SPI mode 1, active-low chip (slave) select and fixed 8-bit length. This means, that clock polarity (CPOL) equals '0' and clock phase (CPHA) equals '1', i.e. data will be transferred on the falling edge of MCLK, while '0' is the idle or inactive state of MCLK. The SENM3Dx behaves always as slave of the SPI communication interface and 5V signal levels (see [Table 5\)](#page-6-0).

Parameter	Symbol	Min.	Max.	Unit
Clock period	Tcp	40		ns
Setup time from SSB low to MCLK high	Tsc	100		ns
Hold time from SSB high to MCLK low	Thc	100		ns
MOSI setup time to MCLK (1->0)	Tsi	5		ns
MOSI Hold time to MCLK (1->0)	Thi	0		ns
MISO propagation time from tri-state to logic (SSB=0)	Ttr2d		10	ns
MISO propagation time from logic to tri-state (SSB=1)	Td2tr		10	ns
MISO propagation time from MCLK (1->0)	Tdo		8	ns

Table 13: SPI Timing Parameter

Figure 4: SPI Timing Parameter Definitions

8.1 Register Read/Write Access

The access to the SPI interface is memory mapped and implemented as follows:

The first byte (8 bits) sent from the master (host; MOSI) represents a command word and includes a direction control bit (most significant bit): '1' for read and '0' for write access followed by a 7-bit address which is zero (i.e. in hex format 0x00) for the register memory space [\(Figure](#page-11-3) **5**). The second byte represents the 8-bit address (ADD) to read or write.

Specifications subject to change without notice.

8.1.1 Register Read Access

For a register read operation, the SENM3Dx responds (MISO) - by sending the most significant bit first - the data byte (Data[ADD]) from the provided address. The addressed data is available and valid after one byte delay, following the address byte. Multiple bytes can be read sequentially - from the provided address on - in a single SPI frame, which closes with the rising SSB signal.

Figure 5: SPI Communication for Register Read Access Timing Diagram

8.1.2 Register Write Access

The register write access starts with a leading (MSB) 'O', followed by 7 zero bits to conclude the first byte sent from the host (*[Figure 6](#page-11-4)*). The second byte contains the write address, followed by the data to write byte. Again, as mentioned for the register read access, also the write operation may be performed sequentially within one SPI frame for incremental addresses. Note that during the write process the MISO signal is unused, thus kept at '0'.

Figure 6: SPI Communication for Register Write Access Timing Diagram

8.2 EEPROM Read/Write Access

The internal 256 x 8bit EEPROM is a non-volatile memory which holds initialization and calibration data as well as gain dependent settings and the definition of internal measurement sequences. To change the address space from register to EEPROM access, the last bit of the first byte has to be set to '1'. Furthermore, the command word again includes the direction control bit 0 for read and '1' for write access. However, the read and write EEPROM access is somewhat different from the register access detailed before, since read/write operations return a special key (0xA5) via MISO (*[Figure 7](#page-12-2) and [Figure 8\)](#page-12-3)* to acknowledge the transfer and only single byte transfers per SPI frame are supported (i.e. no sequential read or write access possible).

Specifications subject to change without notice.

8.2.1 EEPROM Read Access

For an EEPROM read operation, the ASIC responds with a special acknowledge byte 0xA5 followed by the addressed data. Depending on the ratio between the internal clock and the SPI clock frequency, this can happen at the earliest at the second byte following the command byte. Data sent by the SPI master (host) after the expected data byte will be disregarded. The master should therefore keep the SPI frame active until the acknowledge and data is received to ensure data integrity.

Figure 7: SPI Communication for EEPROM Read Access Timing Diagram

8.2.2 EEPROM Write Access

The EEPROM write access lasts nominally 12 ms for programming one byte. The ASIC responds again with the acknowledge byte 0xA5 once the write operation is successfully completed. The SPI master (host) should leave the SPI frame active until the acknowledge byte is received, otherwise EEPROM data consistency cannot be guaranteed.

Figure 8: SPI Communication for EEPROM Write Access Timing Diagram

Specifications subject to change without notice.

9. REGISTERS

9.1 Register Map

[Table 14](#page-14-2) shows a list of all user relevant registers. Register addresses which are not shown in the list (i.e. 0x3E, 0x40 to 0xFF) must not be written, since they contain data essential for the ASIC operation. The default values detailed in the list are loaded to the registers at power-up if the EEPROM data is not activated (i.e. valid check sum and key present). Note that LSB and MSB are used here for least and most significant byte respectively. Register REG_0 to REG_7 control the spinning current state machine and the default values are the best possible settings, thus they should not be changed.

1 *For calibrated sensors, the register value can be from 128 to 255.*

2 *This register can have one of two functions: non-linearity compensation or fine gain tuning. With calibrated sensors, the value of this register should not be changed (Details in 9.2.8).*

Specifications subject to change without notice.

1

3DHALL MAGNETIC SENSOR – SENM3Dx v2 Preliminary Datasheet

Table 14: Overview Register Map and Settings

9.2 Register Content

9.2.1 Spinning Phase Settings

The sequencer is configured by register values from address 0x00 to 0x07. The user should not change those values and if the data loading from EEPROM is activated, the default values shown in [Table 14](#page-14-2) have to be used.

Specifications subject to change without notice.

9.2.2 Pulse Width Modulation and Low Pass Filter Settings

[Figure 9](#page-15-2) shows the timing diagram of the PWM cycle. A parameter in the configuration register PWM_CTRL (defined below) scales the entire waveform. The PWM_CTRL register also allows selecting four corner frequency values of a low pass filter in the signal path.

N defined through PWM_CTRL register

Figure 9: PWM Timing Diagram

Register ID	Address	Mode	Bits	Meaning	Default
PWM CTRL	0x08	R/W	2:0	Scaling of PWM cycle (ref. to 20 MHz clock)	Ω
				$0 - 4.845$ kHz	
				$1 - 2.42$ kHz	
				$2 - 1.21$ kHz	
				$3 - 605$ Hz	
				$4 - 302$ Hz	
				5-7 -> Invalid (processed as 4) ³	
			3	Reserved	Ω
			5:4	Low pass filter corner frequency setting	$\mathbf{1}$
				$0 - 100$ kHz	
				1 -> 150 kHz	
				2 -> 200 kHz	
				3 -> 220 kHz	
			7:6	Reserved	Ω

Table 16: Register Settings for PWM Interface and Low Pass Filter Setting.

9.2.3 Channel Control Settings and ADC Data

The sampling rate is always directly proportional to the oscillator clock frequency. For the default oscillator clock frequency, the sampling rate is 4.5 kSPS. The relationship between the oscillator clock frequency and the sampling rate is given by

ADC Sampling Rate [kSPS] = 1000 x F_{OSC} [MHz] / (2¹¹ + 256).

³ *: If the register value is 0 (fastest speed), only the 12 MSB of the ADC data will be used for PWM. Any increment from that will use one additional bit. For the largest setting (4; slowest PWM cycle) all 16 bits will be used.*

Ref.No.: SENM3Dx v2.0	PHONE	+41 43 205 26 37	SENIS AG	
Rev.1.2	FAX	+41 43 205 26 38	Neuhofstrasse 5a	
Page 16/24	E-MAIL	info@senis.ch	6340 Baar, Switzerland	

Specifications subject to change without notice.

 $\ddot{}$

The displayed information is believed to be accurate and reliable. However, no responsibility is assumed SENIS AG for its use, nor for any infringements of patents or other rights of third parties that may result from its use

If only one magnetic field measurement channel and the temperature channel are enabled, the conversion rate will be 4.5 kSPS/2 = 2.25 kSPS. In case a channel is disabled, the associated output data will be read as 0 via SPI and the power will be turned off for this channel (which includes the respective DAC for this channel). Note that the ADC data should be read at once and sequentially, i.e. one SPI transfer for 4 x 2 bytes starting from address 0x40.

Register ID	Address	Mode	Bits	Meaning	Default
CHANNEL CTRL	0x09	R/W	Ω	1= channel X enabled	$\mathbf{1}$
				$0 =$ channel X disabled	
			$\mathbf{1}$	1= channel Z enabled	$\mathbf{1}$
				$0 =$ channel Z disabled	
			$\overline{2}$	1= channel Y enabled	$\mathbf{1}$
				$0 =$ channel Y disabled	
			3	1= Temperature sensor enabled	$\mathbf{1}$
				0 = Temperature sensor disabled	
			4	1= PWM enabled for channel Z on ZD	Ω
				0= Comparator output routed through YD	
			5	1= PWM enabled for channel X on XD	Ω
				0= Comparator output routed through XD	
			6	1= PWM enabled for channel Y on YD	Ω
				0= Comparator output routed through ZD	
			$\overline{7}$	Two phase spinning current enable	Ω
ADC DATAXL	0x40	R	7:0	LSB Data from the ADC converter - channel X	
ADC DATAXH	0x41	R	15:8	MSB Data from the ADC converter - channel X	$\overline{}$
ADC DATAZL	0x42	R	7:0	LSB Data from the ADC converter - channel Z	
ADC DATAZH	0x43	R	15:8	MSB Data from the ADC converter - channel Z	$\overline{}$
ADC DATAYL	0x44	R	7:0	LSB Data from the ADC converter - channel Y	$\overline{}$
ADC DATAYH	0x45	R	15:8	MSB Data from the ADC converter - channel Y	$\overline{}$
ADC DATATL	0x46	R	7:0	LSB Data from the ADC converter - Temp	$\overline{}$
ADC DATATH	0x47	R	15:8	MSB Data from the ADC converter - Temp	$\overline{}$

Table 17: Register Setting for Channel Control

9.2.4 Clock Frequency Settings

The nominal 10.4 MHz clock may be trimmed by the user within the range of 10.4 to 30 MHz.

Table 18: Register for Oscillator Trimming Settings

If we want to change the frequency of the oscillator to 20 MHz, then we should enter in the register 0x0A decimal value the decimal value 26 (0x1A).

The oscillator frequency should not be changed unless absolutely necessary.

Specifications subject to change without notice.

9.2.5 Comparator Threshold Settings

Each channel includes a comparator with hysteresis and programmable threshold value to give a '1' at the output, if the signal level is above the threshold. The output of the comparator is shared with the PWM interface and one may be selected. These threshold values also used for linear and quadratic correction of the measured Hall voltage (see chapter [0\)](#page-5-2).

Table 19: Registers for Comparator Threshold Settings

9.2.6 Hall Element Voltage Gain Settings

The gain control registers in [Table 22](#page-18-2) are used to select the gain of the entire signal chain, reaching from the Hall elements to the analog outputs. Gain values range from 7.5 to 3000 and two selection methods (2 and 4 bits) are available[. Table 21](#page-17-3) shows the main (default) selection method for the gain value with 2 bits, thus there are four possibilities.

Table 20: Possible Gain Value Selection for Signal Channel

Table 21: Gain Value Selection and Associated Measurement Ranges

Specifications subject to change without notice.

Table 22: Register for Signal Channel Gain Settings

9.2.7 Current Source Settings For Hall Elements Bias

The current source generating the bias current for each Hall element is implemented as 6-bit DAC with 117.2 µA/LSB resolution. This DAC allows the user to fine tune the sensitivity of the Hall sensor, thus, channel mismatches can be compensated.

Table 23: Register Settings for Biasing Hall Elements

9.2.8 Linearity Compensation Settings For Hall Elements

Since the Hall sensor may exhibit some non-linearity at large magnetic fields, a linearity compensation circuit is added into the Hall current sensor to compensate for this effect. This circuit adjusts the bias current into the Hall element. When bit 7 of register SENS_X, SENS_Y and SENS_Z registers is set '1', the user can use the other 7 bits (6:0) to perform a fine gain adjustment with 0.05%/LSB.

Specifications subject to change without notice.

Table 24: Register for Linear Sensitivity Correction

9.2.9 Temperature Compensation Settings For Hall Elements

The sensitivity of a Hall element depends on temperature and therefore needs to be compensated. The temperature compensation circuit can be programmed with a temperature coefficient changing from 300 ppm/°C to 3000 ppm/°C in 32 steps of 90 ppm.

Table 25: Register for Correction of Sensitivity Temperature Coefficient

9.2.10 Offset Correction Settings For Hall Elements

If the Hall elements still show a DC offset voltage, even though there is the spinning current biasing method applied, there are three registers dedicated to compensate for it.

Table 26: Register for Hall Element Offset Correction Settings

Specifications subject to change without notice.

9.2.11 Temperature Coefficient Of Offset Correction Settings For Hall Elements

Again, the residual offset of the Hall element depends on temperature and this temperature coefficient can be corrected. Note that his correction should be applied after all other corrections (TC, linearity, etc.).

Table 27: Register for Temperature Coefficient of Hall Element Offset Correction Settings

9.2.12 Sensor Status Register

The status register includes various flags which reflect the current state of the ASIC and they are either updated at power-up, or dynamically (i.e. "on-the-fly"). Note that the comparator associated flags are valid only if the respective channel is enabled through the corresponding PWR_CTRL register (se[e 9.2.3\)](#page-15-1).

Table 28: ASIC Status Register

Specifications subject to change without notice.

10. EEPROM MEMORY MAP

The ASIC is designed the way that gain independent settings are located in the EEPROM from address 0x100 to 0x10E [\(Table 30\)](#page-21-1) and those that have to be adapted according to the chosen gain [\(Table 31\)](#page-22-0). Since the data stored in the EEPROM reflect the respective settings in the registers (just named differently e.g. EREG_0 instead of REG_0), thus the details about their meaning is detailed in chapter [9.2.](#page-14-0) Note that for the settings i[n Table 31](#page-22-0) only the 2 bit gain values stored in registers G_CTRL_X, G_CTRL_Y and G_CTRL_Z, are always used to read the calibration data from the EEPROM (se[e Table 20\)](#page-17-2). The gain selection in the EEPROM EGain_sel (address 0x10E) is shown i[n Table 29.](#page-21-2)

Table 29: Bits for Gain Selection in the EEPROM.

Table 30: EEPROM Memory for Common Parameters

Specifications subject to change without notice.

3DHALL MAGNETIC SENSOR – SENM3Dx v2 Preliminary Datasheet

Table 31: EEPROM Memory for Gain Dependent Settings

Rev.1.2 Page 23/24

Ref.No.: SENM3Dx v2.0

Specifications subject to change without notice.

The displayed information is believed to be accurate and reliable. However, no responsibility is assumed SENIS AG for its use, nor for any infringements of patents or other rights of third parties that may result from its use

FAX

[Table 32](#page-23-0) shows the memory content after the gain dependent settings until the last address where the checksum is expected. To activate the EEPROM data, so that all settings contained in it are loaded to the respective registers at power-up, address 0x1FE must contain the key data 0xA5 (165) and address 0x1FF must contain the valid checksum.

A valid checksum means, that the two's complement sum of all data bytes stored in the entire EEPROM (including the checksum) equals 0. The following algorithm details the checksum calculation:

- 1: tmp_value = (sum of data from address 0x100 to 0x1FE) modulo 256
- 2: checksum = $256 - tmp$ value

Table 32: Memory Map with Checksum and Key

+41 43 205 26 37 PHONE +41 43 205 26 38 FAX E-MAIL info@senis.ch

Specifications subject to change without notice.